$\qquad$ MACHEC $\qquad$ Given Name $\qquad$ ALDO $\qquad$ ID Number $\qquad$

## Question n. 1

Consider a gyroscope designed for a mode-split architecture. Discuss the sources of variability from part to part and vs environmental conditions, and try to quantify their effects on the scale factor for typical operating conditions.

Gyroscopes operating in mode-split conditions show an intended difference $\Delta \omega_{M S}$ between the drive- and sense-mode resonance, usually set at 2-3 times the required bandwidth. This yields a few interesting aspects and one drawback.

Concerning the requests of this question, the interesting aspects are that:

- The sensitivity (scale-factor), given by the formula:

$$
S F=2 \frac{V_{R O T}}{C_{F}} \frac{C_{S}}{g} \frac{x_{D}}{\Delta \omega_{M S}}
$$

becomes rather independent of the quality factor of the sense mode, so of its possible variability in temperature ( $Q$ goes with one over the square root of $T$ ) and from part to part. Residual variability in the sensitivity can be given by the drive-mode Q , which would affect the displacement $x_{D}$. However, an AGC in the drive loop is sufficient to compensate this issue;

- The process variability that affects the electromechanical parameters ( $C_{S}, g, \Delta \omega_{M S}$ ) determines a part-to-part variability, which requires an initial calibration. However, $C_{S}$ and $g$ can be assumed rather constant over temperature;
- $\Delta \omega_{M S}$ shows itself a dependence on temperature which is due to the temperature coefficient of the Young's modulus, inducing frequency variations proportional to the absolute value of the frequency itself at a reference temperature, and thus different for the two modes:

$$
\begin{gathered}
\omega_{d}=\omega_{d, 0}(1+\alpha \Delta T) \\
\omega_{s}=\omega_{s, 0}(1+\alpha \Delta T) \\
\Delta \omega_{M S}=\left(\omega_{s, 0}-\omega_{d, 0}\right)(1+\alpha \Delta T)=\Delta \omega_{M S, 0}(1+\alpha \Delta T)
\end{gathered}
$$

(where $\alpha$ is $-30 \mathrm{ppm} / K$ ). The result, from a quantitative point of view, is anyway much better than for mode-matching operation, as the resulting drift of the scale factor in temperature turns out to be within less than $1 \%$ across the typical temperature range.

Effects of the change in the quality factor and mode-split value on the scale factor are qualitatively represented in the figure, which shows how the gain at a certain nominal distance from resonance is not impacted significantly by changes of the sense-mode transfer function or by small changes in the mode-split value.


One disadvantage of operating in mode-split conditions is that input-referred electronic noise $\sqrt{S_{V_{n}}, a c c}$ increases, as the scale-factor is generally lower than for mode-matched operation. Additionally, the variations in the scale-factor from part to part discussed above have a direct effect on input referred electronic noise (originating from the amplifier noise $S_{V_{n}}$ ) which may itself change from part to part:

$$
\sqrt{S_{V_{n}, a c c}}=\frac{\sqrt{2 S_{V_{n}}}\left(1+\frac{C_{P}}{C_{F}}\right)}{S F}
$$


$\qquad$ MACHEC $\qquad$
$\qquad$ ALDO $\qquad$ ID Number $\qquad$ 20220621 $\qquad$

## Question n. 2

Design an in-plane MEMS accelerometer to match the specifications indicated in the Table, and the corresponding readout chain (hint: follow the standard procedure that we used during exercise lectures).

Motivate your design choices, help yourself with suitable drawing, and, while you size your device and circuit, fill-in the second Table below.

| Process thickness | $30 \mu \mathrm{~m}$ |
| :--- | :--- |
| Minimum gap | $1.5 \mu \mathrm{~m}$ |
| Full-scale range (1\% linearity error) | $\pm 80 \mathrm{~g}$ |
| Resolution | $20 \mu \mathrm{~g} / \mathrm{VHz}$ |
| Maximum consumption | 10 mA |
| MOS $k_{n}$ parameter | $1 \mathrm{~mA} / \mathrm{V}^{2}$ |
| IC supply voltage | $\pm 5 \mathrm{~V}$ |
| Area | 1 mm x 1 mm |
| Bandwidth | 400 Hz |
| Parasitic capacitance | 5 pF |
| Minimum IC capacitance | 40 fF |

Physical Constants
$\varepsilon_{0}=8.8510^{-12} \mathrm{~F} / \mathrm{m}$
$\rho_{\mathrm{si}}=2350 \mathrm{~kg} / \mathrm{m}^{3}$;
$\mathrm{k}_{\mathrm{b}}=1.3810^{-23} \mathrm{~J} / \mathrm{K}$; $\mathrm{T}=300 \mathrm{~K} ;$

| Resonance frequency | 11.5 kHz |
| :--- | :--- |
| Mass | 35 nkg |
| Stiffness | $189 \mathrm{~N} / \mathrm{m}$ |
| Quality factor | 1.8 |
| Electrostatic stiffness | $-4.4 \mathrm{~N} / \mathrm{m}$ |
| Scale-factor (sensitivity) | $62.5 \mathrm{mV} / \mathrm{g}$ |
| Sense capacitance (single-ended) | 200 fF |
| Amplifier noise | $7 \mathrm{nV} / \mathrm{V}$ |
| Transistor $\mathrm{g}_{\mathrm{m}}$ parameter | $1.3 \mathrm{~mA} / \mathrm{V}$ |

There are a few parameters that are very straightforward to calculate.

The first one is the optimal scale factor, which simply turns out to be:

$$
S F=2 \frac{V_{R O T}}{C_{F}} \frac{C_{0}}{g} \frac{1}{\omega_{0}^{2}}=\frac{V_{D D}}{F S R}=\frac{ \pm 5 \mathrm{~V}}{ \pm 80 \mathrm{~g}}=62.5 \frac{\mathrm{mV}}{\mathrm{~g}}
$$

In the formula above $V_{R O T}$ is e.g. the amplitude of a modulated signal which will be later demodulated in the readout chain. It can be for the sake of optimization set at $V_{D D}$ itself.

The second one is the maximum displacement, as the linearity error is known. It is given as:

$$
x_{\max }=g \sqrt{\epsilon_{l i n}}=1.5 \mu m \sqrt{0.01}=150 \mathrm{~nm}
$$

From which we can immediately calculate the resonance frequency in operation $\omega_{0}$, given by:

$$
x_{\max }=\frac{F S R}{\omega_{0}^{2}} \rightarrow \omega_{0}=\sqrt{\frac{F S R}{x_{\max }}}=\sqrt{\frac{80 \cdot 9.8 \mathrm{~m} / \mathrm{s}^{2}}{150 \mathrm{~nm}}}=72.3 \frac{\mathrm{krad}}{\mathrm{~s}} \rightarrow f_{0}=11.51 \mathrm{kHz}
$$

To get the desired bandwidth, it will be sufficient to filter the chain with a 400 Hz LPF.

For what concerns the readout chain, it is wise to minimize the feedback capacitance of the front-end stage: indeed, for the same scale-factor, this allows also to minimize the rest MEMS capacitance, and thus the overall MEMS area. We thus choose $C_{F}=40 f F$ and we can find the single-ended MEMS capacitance that copes with the required scale-factor:

$$
C_{0}=\frac{S F}{2 \frac{V_{R O T}}{C_{F}} \frac{1}{g} \frac{1}{\omega_{0}^{2}}}=200 f F
$$

(take care: the SF shall be here expressed in $\mathrm{V} /\left(\mathrm{m} / \mathrm{s}^{2}\right)$ and not in $\mathrm{V} / \mathrm{g}$, so to retrieve the correct value of the capacitance).

After estimating the mass value as:

$$
m=\rho \cdot h \cdot A_{e f f}=2350 \frac{\mathrm{~kg}}{\mathrm{~m}^{3}} \cdot 30 \mu \mathrm{~m} \cdot(1 \mathrm{~mm})^{2} \cdot 0.5=35 \mathrm{nkg}
$$

(the factor 0.5 accounts for the holes required to insert the readout plates), we can now check the value of the electrostatic stiffness and of the elastic stiffness by comparing:

$$
\begin{aligned}
k_{e l e c} & =-\frac{2 C_{0} V_{D D}^{2}}{g^{2}}=-4.4 \frac{\mathrm{~N}}{\mathrm{~m}} \\
k_{t o t} & =\omega_{0}^{2} \cdot m=184.4 \frac{\mathrm{~N}}{\mathrm{~m}}
\end{aligned}
$$

Which implies that the required mechanical stiffness is $k_{\text {mec }}=188.8 \frac{\mathrm{~N}}{\mathrm{~m}}$.
The thermomechanical noise contribution satisfies noise requirements (assuming a 50\% power density split between device and electronics) if:

$$
N E A D=\sqrt{\frac{4 k_{B} T \omega_{0}}{m Q}}=\frac{20}{\sqrt{2}} \frac{\mu g}{\sqrt{H z}} \rightarrow Q=1.8
$$

At this point, we can check whether the current budget is enough to cope with this noise distribution:

$$
\sqrt{S_{V_{n}}\left(1+\frac{C_{P}}{C_{F}}\right)^{2}}=\frac{20}{\sqrt{2}} \frac{\mu g}{\sqrt{H z}} \cdot S F=882 \frac{n V}{\sqrt{H z}} \rightarrow \sqrt{S_{V_{n}}}=7 \frac{n V}{\sqrt{H z}}
$$

Which implies that the gm parameter of the transistors shall be:

$$
\sqrt{S_{V_{n}}}=\sqrt{2 \cdot 2 \cdot \frac{4 k_{B} T}{g_{m}} \gamma} \rightarrow g_{m}=1.3 \frac{\mathrm{~mA}}{\mathrm{~V}}
$$

The current required by each MOS transistor is thus:

$$
I_{M O S}=\frac{g_{m}^{2}}{k_{n}}=1.8 \mathrm{~mA}
$$

The total front-end consumption is 4 times the value above, and fits within some reasonable margin (to account for the consumption of other stages) in the total current budget.
$\qquad$ MACHEC $\qquad$
$\qquad$ ALDO $\qquad$

A sample readout chain which can be adopted is shown below. We will choose the modulation frequency at at least 10 times the resonance (e.g. 150 kHz ), and the feedback resistance accordingly to let this frequency pass properly through the chain. The LPF will be set at 400 Hz , as required by the specifications. The n . of bit of the ADC shall cope with the resolution, implying that

$$
\begin{gathered}
D R=20 \log _{10} \frac{ \pm 80 g}{20 \frac{\mu g}{\sqrt{H z}} \sqrt{400 \mathrm{~Hz}}}=112 \mathrm{~dB}=400000 \\
N_{\text {bit }}=\log _{2} 400000=18.6 \rightarrow 19 \text { bit }
\end{gathered}
$$



$\qquad$ MACHEC $\qquad$
$\qquad$ ALDO $\qquad$ ID Number $\qquad$ 20220621 $\qquad$

## Question n. 3

Design the pixel of a 3 T CMOS image sensor to match the specifications given in the Table aside (hint: follow the standard procedure that we used during exercise lectures).

Motivate your design choices, help yourself with suitable drawing, and, while you size your device and circuit, fill-in the second Table below.

| Resolution @ min F\#, 550 nm | $2 \mu \mathrm{~m}$ |
| :--- | :--- |
| F\# range | $1.4-16$ |
| Min/Max integration time | $0.5 \mathrm{~ms}-5 \mathrm{~s}$ |
| Maximum DR | 65 dB |
| Time for which Max DR is valid | 50 ms |
| Max SNR | 42 dB |
| Supply voltage | 2.5 V |
| Sensor capacitance per unit area | $0.4 \mathrm{fF} /(\mu \mathrm{m})^{2}$ |
| MOS capacitance per unit area | $0.5 \mathrm{fF} /(\mu \mathrm{m})^{2}$ |
| Minimum total area of 1 MOS | $500 \mathrm{~nm} \times 500 \mathrm{~nm}$ |

Physical Constants
$\varepsilon_{\mathrm{Si}}=11.7^{*} 8.8510^{-12} \mathrm{~F} / \mathrm{m}$
$\mathrm{k}_{\mathrm{b}}=1.3810^{-23} \mathrm{~J} / \mathrm{K} ;$
$\mathrm{T}=300 \mathrm{~K}$;
$\mathrm{q}=1.610^{-19} \mathrm{C}$

| Full well charge (n. of electrons) | 25220 |
| :--- | :--- |
| Integration Capacitance | 1.6 fF |
| Estimated pixel size | $2 \mu \mathrm{~m}$ |
| Photodiode size | $1.8 \mu \mathrm{~m}$ |
| MOS size | $(500 \mathrm{~nm})^{2}$ |
| Need for microlenses? (Yes/No) | No |
| Maximum dark current | 0.83 fA |
| ADC n. of bits | 9 |

The first parameter that we can easily check is the resolution, and thus the pixel size. Initially, we evaluate the diffraction effects at 550 nm for the minimum F number:

$$
d_{\text {Airy }}=2.44 \cdot \lambda \cdot F_{\#}=1.8 \mu m
$$

Which implies that we can effectively cope with the specified resolution, provided that the pixel size is itself compatible. We thus choose a pixel size which is itself:

$$
d_{p i x}=2 \mu m
$$

Assuming to use MOS transistors with minimum area, they will leave a residual area for the photodiode (see the picture aside) equal to:

$$
A_{P D}=A_{p i x}-3 \cdot A_{M O S}=(2 \mu m)^{2}-3 \cdot(500 \mathrm{~nm})^{2}=(1.8 \mu \mathrm{~m})^{2}
$$

Meaning that the area taken up by the transistors is minimal. Micro-lenses are not mandatory in this case. Note that while some space for interconnections might be required as well, it is also true that portions of the MOS can overlap one another, so the approximation done here is assumed valid.

Once the photodiode area is known, we can use the maximum SNR parameter to verify the number of electrons that can fit inside the photodiode well:

$$
S N R_{\max }=20 \log _{10} \sqrt{N_{e l, \max }} \rightarrow N_{e l, \max }=\left(10^{44 / 20}\right)^{2}=25220 e^{-}
$$

We know that this number is related to the integration capacitance and the supply voltage, from which we can thus evaluate the integration capacitance:

$$
Q_{\max }=q \cdot N_{e l, \max }=C_{i n t} V_{D D} \rightarrow C_{i n t}=1.6 \mathrm{fF}
$$

Let us check whether with the sized photodiode we can match this capacitance:

$$
C_{P D}=0.4 \frac{f F}{\mu m^{2}}(1.8 \mu m)^{2}=1.3 \mathrm{fF} \quad C_{M O S}=0.5 \frac{f F}{\mu m^{2}}(0.5 \mu m)^{2}=0.12 \mathrm{fF}
$$

The total integration capacitance almost matches the required value. We thus assume this sizing reasonable.

We set a value for the dark current such that at the largest integration time $t_{\text {int, maxDR }}$ for which the maximum DR remains valid, the dark current is just equal to the reset noise:

$$
k_{B} T C_{i n t}=q i_{d} t_{i n t, \operatorname{maxDR}} \rightarrow i_{d}=0.83 \mathrm{fA}
$$

And finally, we decide the number of bits of the ADC from the DR requirement:

$$
\left(\frac{V_{D D} \cdot C_{i n t}}{2^{N_{b i t}} \sqrt{12}}\right)^{2} \leq k_{B} T C_{i n t} \rightarrow N_{b i t}=8.8 \rightarrow N_{b i t}=9
$$

$\qquad$ ID Number


